1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
|
#ifndef __CMDQ_ENGINE_H__
#define __CMDQ_ENGINE_H__
typedef enum CMDQ_ENG_ENUM {
/* ISP */
CMDQ_ENG_ISP_IMGI = 0,
CMDQ_ENG_ISP_IMGO, /* 1 */
CMDQ_ENG_ISP_IMG2O, /* 2 */
/* MDP */
CMDQ_ENG_MDP_CAMIN, /* 3 */
CMDQ_ENG_MDP_RDMA0, /* 4 */
CMDQ_ENG_MDP_RDMA1, /* 5 */
CMDQ_ENG_MDP_RSZ0, /* 6 */
CMDQ_ENG_MDP_RSZ1, /* 7 */
CMDQ_ENG_MDP_RSZ2, /* 8 */
CMDQ_ENG_MDP_TDSHP0, /* 9 */
CMDQ_ENG_MDP_COLOR0, /* 10 */
CMDQ_ENG_MDP_WROT0, /* 11 */
CMDQ_ENG_MDP_WROT1, /* 12 */
CMDQ_ENG_MDP_WDMA, /* 13 */
/* JPEG & VENC */
CMDQ_ENG_JPEG_ENC, /* 14 */
CMDQ_ENG_VIDEO_ENC, /* 15 */
CMDQ_ENG_JPEG_DEC, /* 16 */
CMDQ_ENG_JPEG_REMDC, /* 17 */
/* DISP */
CMDQ_ENG_DISP_UFOE, /* 18 */
CMDQ_ENG_DISP_AAL, /* 19 */
CMDQ_ENG_DISP_COLOR0, /* 20 */
CMDQ_ENG_DISP_RDMA0, /* 21 */
CMDQ_ENG_DISP_RDMA1, /* 22 */
CMDQ_ENG_DISP_WDMA0, /* 23 */
CMDQ_ENG_DISP_WDMA1, /* 24 */
CMDQ_ENG_DISP_OVL0, /* 25 */
CMDQ_ENG_DISP_OVL1, /* 26 */
CMDQ_ENG_DISP_OVL2, /* 27 */
CMDQ_ENG_DISP_GAMMA, /* 28 */
CMDQ_ENG_DISP_DSI0_VDO, /* 29 */
CMDQ_ENG_DISP_DSI0_CMD, /* 30 */
CMDQ_ENG_DISP_DSI0, /* 31 */
CMDQ_ENG_DISP_DPI, /* 32 */
CMDQ_ENG_DISP_2L_OVL0, /* 33 */
CMDQ_ENG_DISP_2L_OVL1, /* 34 */
CMDQ_ENG_DISP_2L_OVL2, /* 35 */
/* DPE */
CMDQ_ENG_DPE, /* 36 */
/* temp: CMDQ internal usage */
CMDQ_ENG_CMDQ,
CMDQ_ENG_DISP_MUTEX,
CMDQ_ENG_MMSYS_CONFIG,
/* Dummy Engine */
CMDQ_ENG_MDP_TDSHP1,
CMDQ_ENG_MDP_MOUT0,
CMDQ_ENG_MDP_MOUT1,
CMDQ_ENG_DISP_COLOR1,
CMDQ_ENG_DISP_RDMA2,
CMDQ_ENG_DISP_MERGE,
CMDQ_ENG_DISP_SPLIT0,
CMDQ_ENG_DISP_SPLIT1,
CMDQ_ENG_DISP_DSI1_VDO,
CMDQ_ENG_DISP_DSI1_CMD,
CMDQ_ENG_DISP_DSI1,
CMDQ_MAX_ENGINE_COUNT /* ALWAYS keep at the end */
} CMDQ_ENG_ENUM;
#endif /* __CMDQ_ENGINE_H__ */
|
