aboutsummaryrefslogtreecommitdiff
path: root/util/cpuid.c
diff options
context:
space:
mode:
authorHao Chen <chenhao@loongson.cn>2020-11-06 14:35:20 +0800
committerlibyuv LUCI CQ <libyuv-scoped@luci-project-accounts.iam.gserviceaccount.com>2022-01-20 19:25:38 +0000
commit51de1e16f20bb93468d7c538629b40ece8420b71 (patch)
tree63fd2042b74e810eb92e262f81378c751c7bec26 /util/cpuid.c
parent90ffd5cba97a10fd606ded4580b7fbcba070f868 (diff)
downloadlibyuv-51de1e16f20bb93468d7c538629b40ece8420b71.tar.gz
Add supports for loongarch LSX and LASX.
1. Add supports for LSX and LASX. 2. Three optimization functions are added in loongarch/row_lasx.cc file: I422ToARGBRow_LASX,I422ToRGBARow_LASX,I422AlphaToARGBRow_LASX. Bug: libyuv:912, Bug: libyuv:913 Change-Id: I043c2704f99a5215724b5c0b7f97e6bf5f7a199b Reviewed-on: https://chromium-review.googlesource.com/c/libyuv/libyuv/+/3329189 Reviewed-by: Frank Barchard <fbarchard@chromium.org> Commit-Queue: Frank Barchard <fbarchard@chromium.org>
Diffstat (limited to 'util/cpuid.c')
-rw-r--r--util/cpuid.c8
1 files changed, 8 insertions, 0 deletions
diff --git a/util/cpuid.c b/util/cpuid.c
index 048d42c8..a5b605d6 100644
--- a/util/cpuid.c
+++ b/util/cpuid.c
@@ -23,6 +23,7 @@ int main(int argc, const char* argv[]) {
int has_arm = TestCpuFlag(kCpuHasARM);
int has_mips = TestCpuFlag(kCpuHasMIPS);
int has_x86 = TestCpuFlag(kCpuHasX86);
+ int has_loongarch = TestCpuFlag(kCpuHasLOONGARCH);
(void)argc;
(void)argv;
@@ -65,6 +66,7 @@ int main(int argc, const char* argv[]) {
printf("Has ARM %x\n", has_arm);
printf("Has MIPS %x\n", has_mips);
printf("Has X86 %x\n", has_x86);
+ printf("Has LOONGARCH %x\n", has_loongarch);
if (has_arm) {
int has_neon = TestCpuFlag(kCpuHasNEON);
printf("Has NEON %x\n", has_neon);
@@ -75,6 +77,12 @@ int main(int argc, const char* argv[]) {
int has_mmi = TestCpuFlag(kCpuHasMMI);
printf("Has MMI %x\n", has_mmi);
}
+ if (has_loongarch) {
+ int has_lsx = TestCpuFlag(kCpuHasLSX);
+ printf("Has LSX %x\n", has_lsx);
+ int has_lasx = TestCpuFlag(kCpuHasLASX);
+ printf("Has LASX %x\n", has_lasx);
+ }
if (has_x86) {
int has_sse2 = TestCpuFlag(kCpuHasSSE2);
int has_ssse3 = TestCpuFlag(kCpuHasSSSE3);