summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorJia-yi Chen <jychen@google.com>2022-01-24 12:58:42 -0800
committerWill McVicker <willmcvicker@google.com>2022-05-20 15:04:39 -0700
commit21f0c92c6f7e44aa36de9af388ecb1cda50e6661 (patch)
tree8e03576ae36ca713cc3ea9f7048851054eea5a05
parent676c32db70657a82427ff069dfcbf53677fdb761 (diff)
downloadraviole-device-21f0c92c6f7e44aa36de9af388ecb1cda50e6661.tar.gz
arm64/dts: gs101: Update memlat table for CPU4/5
Bug: 209526670 Test: Boot and check traces Change-Id: I7458f652877187ce7e0713b6005e06846d6fe359 Signed-off-by: Jia-yi Chen <jychen@google.com> (cherry picked from commit a92b0dade2f90482a20b5fee6cfdf9eff6739cf4) Signed-off-by: Will McVicker <willmcvicker@google.com>
-rw-r--r--arch/arm64/boot/dts/google/gs101.dtsi14
1 files changed, 6 insertions, 8 deletions
diff --git a/arch/arm64/boot/dts/google/gs101.dtsi b/arch/arm64/boot/dts/google/gs101.dtsi
index d9bbd3c10..e4fce44f7 100644
--- a/arch/arm64/boot/dts/google/gs101.dtsi
+++ b/arch/arm64/boot/dts/google/gs101.dtsi
@@ -1269,10 +1269,9 @@
cachemiss-ev = <0x2A>;
core-dev-table =
< 400000 421000 >,
- < 553000 546000 >,
- < 696000 676000 >,
- < 799000 845000 >,
- < 1024000 1014000 >,
+ < 553000 845000 >,
+ < 799000 1352000 >,
+ < 1024000 1539000 >,
< 1491000 1716000 >,
< 1836000 2028000 >,
< 2130000 2288000 >,
@@ -1291,10 +1290,9 @@
cachemiss-ev = <0x2A>;
core-dev-table =
< 400000 421000 >,
- < 553000 546000 >,
- < 696000 676000 >,
- < 799000 845000 >,
- < 1024000 1014000 >,
+ < 553000 845000 >,
+ < 799000 1352000 >,
+ < 1024000 1539000 >,
< 1491000 1716000 >,
< 1836000 2028000 >,
< 2130000 2288000 >,